Direct Answer
Choose HDI PCB materials by starting with a high-Tg FR-4 laminate (170–180°C) and low-profile copper foil, then upgrading to low-loss materials only when signal integrity demands it. Match the microvia aspect ratio to your manufacturer's laser drill capability, verify Dk/Df values at your operating frequency, and select surface finish based on assembly requirements. This approach balances electrical performance, reliability, and fabrication yield.
---
The Default Material Stackup for Most HDI Designs
For the majority of HDI PCBs—those with 4 to 12 layers, microvias, and signal speeds below 10 Gbps—a high-Tg woven-glass reinforced epoxy laminate paired with low-profile copper foil is the correct starting point. This combination supports laser-drilled microvias, maintains impedance stability across the board, and survives multiple lead-free reflow cycles without z-axis expansion failures.
The default laminate should have a Tg between 170°C and 180°C. Standard FR-4 with a Tg around 140°C is not suitable for HDI because the repeated thermal stress of lamination cycles and reflow soldering causes the resin to soften, leading to via barrel cracking and pad lifting. The higher Tg holds the laminate dimensionally stable through the multiple press cycles required to build an HDI stackup.
Low-profile copper foil (with an Rz roughness below 3 microns) matters more than many designers realize. At frequencies above 1 GHz, the skin effect concentrates current on the copper surface, and rough foil increases conductor loss. A low-profile foil reduces insertion loss without requiring an expensive high-frequency laminate. For most designs below 10 Gbps, this is sufficient.
The prepreg selection also affects the stackup. Use a resin system with a low flow during lamination to prevent resin voiding around microvias. The glass style (e.g., 106, 1080, 2116) determines the dielectric thickness and therefore the controlled impedance. Specify the glass style explicitly in your fabrication data rather than leaving it to the manufacturer's default.
When the Default Recommendation Changes
Upgrade to a low-loss laminate when your design has any of these conditions:
- Differential pairs running at 10 Gbps or higher
- Tight insertion loss budgets (e.g., more than −1 dB per inch at operating frequency)
- High-humidity operating environments where moisture absorption degrades signal integrity
- High-power RF sections where dielectric losses generate unacceptable heat
For these cases, hydrocarbon ceramic or PTFE-based laminates offer a lower dissipation factor (Df) and a more stable dielectric constant (Dk) across frequency and temperature. However, these materials cost significantly more and require different drilling and desmear processes. Only specify them when the electrical budget forces the upgrade.
If the board will see multiple reflow passes (common with mixed-technology assembly) or high-power components that generate localized heat, consider a laminate with a Tg above 180°C. This adds cost but prevents microvia cracking in the thermal cycling that occurs during assembly and field operation.
---
The Engineering Principle: Match Material Properties to Electrical and Thermal Demands
The core engineering principle for HDI material selection is matching the laminate's electrical and thermal properties to the actual demands of the circuit, not to a marketing specification. Every material choice involves a tradeoff between cost, electrical performance, and reliability.
The dielectric constant (Dk) determines the propagation velocity and therefore the trace width needed for a target impedance. A material with a Dk of 4.2 at 1 GHz may have a Dk of 4.0 at 10 GHz. If you design the impedance using the 1 GHz value, the actual impedance at operating frequency will be higher than intended, causing reflections and signal degradation. Always verify the Dk at your operating frequency.
The dissipation factor (Df) determines the dielectric loss. At 1 GHz, the difference between standard FR-4 (Df around 0.020) and a low-loss material (Df around 0.004) may be negligible for short traces. At 10 GHz, the same trace length loses significantly more energy with standard FR-4. Calculate the loss budget for your longest high-speed trace before selecting the material.
The glass transition temperature (Tg) determines the material's dimensional stability during soldering. When the board exceeds Tg, the resin expands rapidly, stressing the copper-plated microvias. A microvia that survives one reflow may crack after three if the Tg is too low. For HDI boards with multiple lamination cycles, the cumulative thermal exposure is higher than for a standard multilayer board.
The z-axis coefficient of thermal expansion (CTE) is equally important. A low z-axis CTE (below 50 ppm/°C) reduces the stress on plated vias during thermal cycling. This is particularly critical for microvias, which have a smaller copper volume to absorb the expansion stress compared to through-holes.
---
Manufacturing Constraints: Microvia Aspect Ratio and Laser Drill Capability
The microvia aspect ratio—the ratio of via depth to via diameter—is the primary manufacturing constraint that governs HDI material selection. Laser-drilled microvias have a practical aspect ratio limit of 0.75:1 to 1:1 for most manufacturers. A via that is 100 microns deep must have a diameter of at least 100 microns to achieve a 1:1 aspect ratio.
The dielectric thickness between layers determines the microvia depth. If your stackup requires a 150-micron dielectric between layers, the minimum laser-drilled via diameter becomes 150 microns for a 1:1 aspect ratio. This affects the pad size, which in turn affects routing density. A thinner dielectric allows smaller vias and denser routing, but it also reduces the impedance-controlled trace width for a given Dk.
The laser drill process has a minimum via diameter, typically 75 to 100 microns for most fabrication facilities. Below this, the laser cannot reliably ablate the dielectric without damaging the target pad. Verify the manufacturer's minimum laser drill diameter before finalizing the stackup.
Copper plating of microvias also has constraints. The plating must fill the via without voids, and the minimum copper thickness in the via barrel is typically 15 to 25 microns. A high-aspect-ratio via is harder to plate uniformly, which can create thin spots in the barrel and reduce current-carrying capacity. For stacked microvias (vias directly above each other), the plating requirements are even more demanding.
Via Filling and Stacked Microvia Considerations
The via filling method affects both reliability and manufacturing cost. For microvias that are not filled, the via is plated and then covered with solder mask. This is the lowest-cost option but leaves a small cavity that can trap flux during assembly. For BGAs with vias in the pad, the via must be filled and plated over to create a flat surface for solder joint formation.
When choosing the via filling type, consider whether the via will be stacked or staggered. Stacked microvias concentrate stress at the junction between vias, so the filling material must have a similar CTE to the laminate. Staggered vias distribute stress more evenly and are generally more reliable, but they consume more routing area. The choice between these options is covered in detail in our guide on How to Choose the Appropriate Via Hole Filling Types for Your PCB.
---
Surface Finish Selection for Assembly and Reliability
The surface finish protects the exposed copper pads from oxidation and provides a solderable surface for assembly. The choice depends on the component types, assembly process, and reliability requirements.
ENIG (Electroless Nickel Immersion Gold) is the default for fine-pitch BGAs and high-density designs. The nickel layer provides a diffusion barrier that prevents copper from migrating into the solder joint, and the gold layer protects the nickel from oxidation. ENIG works well for components with a pitch below 0.5 mm and provides a flat surface for solder paste printing.
ENEPIG (Electroless Nickel Electroless Palladium Immersion Gold) adds a palladium layer between the nickel and gold. This prevents the "black pad" failure mode associated with ENIG and supports wire bonding if the board has mixed assembly requirements. For designs that combine BGA packages with wire-bonded components, ENEPIG is the safer choice.
OSP (Organic Solderability Preservative) is the lowest-cost option and works well for SMT assembly with standard reflow profiles. However, OSP has a shorter shelf life (typically 6 to 12 months) and does not withstand multiple reflow passes as well as ENIG. It is also unsuitable for edge connectors or any area that requires repeated contact.
For high-reliability applications, ENIG or ENEPIG provides better solder joint integrity on fine-pitch components. The immersion gold thickness should be specified (typically 0.05 to 0.1 microns) to ensure consistent solderability without embrittlement of the solder joint.
---
Common Material Selection Mistakes That Create Rework
Several recurring mistakes in HDI material selection lead to DFM review failures, assembly defects, or field failures. Understanding these helps you avoid the same issues.
Using standard FR-4 with Tg below 170°C. This is the most common error. The laminate cannot withstand the thermal exposure of multiple lamination cycles and reflow passes, leading to via cracking and pad lifting. The board may pass electrical test at the factory but fail during assembly or in the field.
Specifying a low-loss laminate without checking solder mask compatibility. Low-loss materials often have a different surface energy than standard FR-4. The solder mask may not adhere properly, causing delamination during wave soldering or rework. Verify that the solder mask is qualified for the specific laminate.
Ignoring copper foil roughness. At high frequencies, rough copper increases insertion loss significantly. A designer may select a low-loss laminate but pair it with standard electrodeposited foil, negating the benefit. Specify low-profile foil explicitly in the stackup.
Using Dk values from the datasheet without frequency correction. The Dk of most laminates varies with frequency. Designing impedance using the 1 GHz value when the operating frequency is 10 GHz produces incorrect trace widths and impedance mismatches.
Forgetting to account for the solder mask over the impedance traces. The solder mask has a dielectric constant that affects the impedance. If the impedance calculation assumes bare copper but the trace is covered with solder mask, the actual impedance will be lower than intended. This is a common cause of impedance test failures.
Selecting a material without checking the manufacturer's experience. A material may be perfectly suitable for the design but outside the manufacturer's process capability. This leads to poor yields and delivery delays. Ask the manufacturer about their experience with the specific laminate before finalizing the design.
---
Practical Review Checklist for HDI Material Selection
Before sending the design to fabrication, review the following items in your stackup and fabrication data. This checklist catches the most common material-related issues.
| Review Item | What to Verify | Why It Matters |
|---|---|---|
| Laminate Tg | Tg ≥ 170°C for lead-free assembly | Prevents z-axis expansion and via cracking |
| Copper foil type | Low-profile foil (Rz < 3 microns) for high-speed signals | Reduces conductor loss at high frequency |
| Dk/Df values | Verified at operating frequency, not just 1 GHz | Ensures impedance and loss targets are met |
| Microvia aspect ratio | Depth-to-diameter ratio ≤ 1:1 | Ensures reliable laser drilling and plating |
| Minimum via diameter | Within manufacturer's capability (typically 75–100 microns) | Prevents drill failures and pad damage |
| Dielectric thickness | Matches impedance requirements and via depth | Controls impedance and microvia aspect ratio |
| Surface finish | ENIG/ENEPIG for fine-pitch BGAs, OSP for cost-sensitive SMT | Ensures solderability and reliability |
| Solder mask expansion | Defined for BGA pads | Prevents solder mask encroachment on pads |
| Stackup symmetry | Symmetrical layer buildup | Prevents warpage during lamination and reflow |
| Prepreg glass style | Specified for each layer | Controls dielectric thickness and impedance |
Questions to Ask Your Manufacturer
When reviewing the material selection with your fabrication partner, ask these specific questions:
1. What is the IPC-4101 slash sheet for the laminate? This identifies the exact material specification and ensures the manufacturer uses the same material you designed for.
2. What are the actual Dk/Df values at my operating frequency? The datasheet values may not match the manufacturer's measured values. Ask for test data from a coupon.
3. What is the maximum microvia aspect ratio you can produce reliably? This determines whether your stackup is manufacturable.
4. What is your minimum laser drill diameter? This affects the pad size and routing density.
5. Have you built this material with this layer count before? Experience with the specific material and stackup reduces the risk of process issues.
6. Can you provide impedance test data from a coupon? This verifies that the material and stackup produce the target impedance.
---
Reliability Considerations for HDI Materials
For high-reliability applications, the material selection must account for the entire product lifecycle, not just the initial assembly. The key reliability factors are the z-axis CTE, the microvia integrity under thermal cycling, and the surface finish durability.
A laminate with a low z-axis CTE (below 50 ppm/°C) reduces the stress on plated vias during thermal cycling. This is particularly important for microvias, which have a smaller copper volume to absorb expansion stress compared to through-holes. The IPC-6012 standard covers the qualification and performance requirements for rigid PCBs, including the thermal stress testing that validates via reliability.
The microvia reliability depends on the via geometry and the plating quality. A via with a sharp corner at the bottom (where the via meets the target pad) concentrates stress and is more likely to crack. A rounded via bottom distributes stress more evenly. This is controlled by the laser drilling parameters, which the manufacturer optimizes based on the dielectric material.
For boards that will see thermal cycling in the field (e.g., automotive or aerospace applications), consider a filled microvia design. The filling material provides mechanical support and prevents the via from collapsing under thermal stress. The via filling choice should be made early in the design process, as it affects the stackup and the manufacturing process.
---
Material Selection for Flex-Rigid and Specialized HDI Designs
When the HDI design includes flexible sections, the material selection becomes more complex. The rigid sections use the same high-Tg FR-4 or low-loss laminate as a standard HDI board, but the flexible sections require a polyimide or similar flexible material. The transition between the rigid and flexible sections must be designed carefully to avoid stress concentration.
For flexible HDI designs, the material selection principles are similar but with additional constraints. The flexible material must withstand repeated bending without cracking, and the adhesive system must be compatible with the rigid laminate. The selection process for flexible materials is covered in our guide on How to Choose the Right Flexible PCB Material for Your Project.
For flexible LED PCBs, the thermal management requirements dominate the material selection. The flexible material must dissipate heat from the LEDs while maintaining flexibility. This often requires a metal-backed flexible laminate or a material with a high thermal conductivity. The specific material choices for this application are detailed in our guide on How to Choose the Right Material for Your Flexible LED PCBs.
When selecting a manufacturer for these specialized HDI designs, the evaluation criteria differ from standard HDI. The manufacturer must have experience with both the rigid and flexible materials and the lamination process that bonds them. Our guide on How to Choose the Right Manufacturer for Flex PCB Fabrication covers the key evaluation points. For standard rigid HDI boards, the manufacturer selection criteria are similar to those for Double Sided PCB Fabrication: How to Choose the Right Manufacturer, but with additional requirements for laser drilling and microvia plating capability.
---
Working with Omini on HDI Material Selection
When you work with Omini as your manufacturing partner, the material selection process starts with a review of your electrical and thermal requirements. The engineering team evaluates your stackup against the manufacturing process capability and provides feedback on material choices that may cause yield issues.
The review includes a check of the microvia aspect ratio against the laser drill capability, a verification of the Dk/Df values at your operating frequency, and a confirmation that the surface finish matches your assembly requirements. If the design calls for a material that is outside the standard process window, Omini will flag it during the DFM review and suggest alternatives that meet the electrical requirements at a lower cost or with better reliability.
The fabrication data is reviewed against the IPC-4101 material specification to ensure the laminate meets the required properties. Test coupons are included in the panel to verify impedance and material performance, providing data that confirms the material selection before full production.